

# CPE 323: MSP430 Clocks

Aleksandar Milenkovic

Electrical and Computer Engineering The University of Alabama in Huntsville

milenka@ece.uah.edu

http://www.ece.uah.edu/~milenka





#### **Outline**

- Clocks
- MSP430 Clock System
- FLL+ Module
- FLL+ Registers
- Demos





MSP430xG461x Microcontroller





CPE 323 Intro to Embedded Computer Systems





#### Clocks

Demos

- Clock: a square wave whose edges trigger hardware state changes
- Traditional clock: a crystal with frequency of a few MHz is connected to two µC pins; internally the clock may be divided by 2 or 4
- Typical application cycle in embedded systems
  - μC stays in a low-power mode until
  - An event wakes up μC to handle it
- Often need multiple clocks (fast for CPU, slow for peripherals)
- Power consumption: P ~ CV<sup>2</sup>f





### **Clock Types**

#### Crystal clocks

- Accurate (the frequency is typically within 11 part in 100,000), stable (do not change with time or temperature)
- High-frequency (a few MHz) or low-frequency (32,768 Hz) for a real-time clock
- Expensive, delicate, draw a relatively large current, require additional components (capacitors), take long time to start up and stabilize
- Resistor and capacitor (RC) clocks
  - Cheap, quick to start
  - Poor accuracy and stability
  - Can be external or integrated into a chip





FLL+

FLL+ Registers



**MSP430 Clock System** 

Demos

- Flexible to address conflicting demands for high-performance, low-power, and a precise frequency
- 3 internal clocks from 4 possible sources: MCLK, SMCLK, ACLK
- Master clock, MCLK: used by the CPU and a few peripherals (e.g., ADC12, DMA, ...)
- Subsystem master clock, SMCLK: distributed to peripherals
- Auxiliary clock, ACLK: distributed to peripherals
- Typical configuration: MCLK and SMCLK are in the megahertz range, ACLK is 32 KHz







## **MSP430 Clock System**

- Digitally controlled Oscillator, DCO: available in all devices; highly-controllable oscillator
  - Generated on-chip RC-type frequency controlled by SW + HW

FLL+ Registers

- Low- or high-frequency crystal oscillator, LFXT1
  - LF: 32768Hz

FLL+

- XT: 450kHz .... 8MHz
- High-frequency crystal oscillator, XT2
- Internal very low-power, low-frequency oscillator, VLO: available in more recent MSP430F2xx devices; provides an alternative to LFXT1 when accuracy is not needed







## FLL+ Clock Module (MSP430x4xx)

- FLL+ clock module: frequency-locked loop clock module
- Characteristics

MSP430 Clocks FLL+ FLL+ Registers

Clocks

- Low system cost
- Ultra-low power consumption
- Can operate with no external components
- Supports one or two external crystals or resonators (LFXT1 and XT2)
- Internal digitally-controlled oscillator with stabilization to a multiple of the LFXT1 watch crystal frequency
- Full software control over 4 output clocks: ACLK, ACLK/n, MCLK, and SMCLK





#### **FLL+ Block Diagram**

Demos

- LFXT1CLK: Low-frequency/highfrequency oscillator that can be used
  - either with low-frequency 32768-Hz watch crystals, or
  - standard crystals or resonators in the 450-kHz to 8-MHz range
- XT2CLK: Optional high-frequency oscillator that can be used with standard crystals, resonators, or external clock sources in the 450-kHz to 8-MHz range
- DCOCLK: Internal digitally controlled oscillator (DCO) with RC-type characteristics, stabilized by the FLL.





9



### **FLL+ Clocks**

Demos

• ACLK: Auxiliary clock

MSP430 Clocks > FLL+ > FLL+ Registers

Clocks

- The ACLK is the LFXT1CLK clock source. ACLK is software selectable for individual peripheral modules
- ACLK/n: Buffered output of the ACLK
  - The ACLK/n is ACLK divided by 1,2,4 or 8 and only used externally
- MCLK: Master clock used by the CPU and system
  - Software selectable as LFXT1CLK, XT2CLK (if available), or DCOCLK
  - MCLK can be divided by 1, 2, 4, or 8 within the FLL block
- SMCLK: Sub-main clock, used by peripheral modules
  - Software selectable as XT2CLK (if available), or DCOCLK







### **FLL+ Operation**

Demos

- After a PUC, MCLK and SMCLK are sourced from DCOCLK at 32 times the ACLK frequency
  - When a 32,768-Hz crystal is used for ACLK, MCLK and SMCLK will stabilize to 1.048576 MHz
- Status register control bits SCG0, SCG1, OSCOFF, and CPUOFF configure the MSP430 operating modes and enable or disable components of the FLL+ clock module
- SCFQCTL, SCFI0, SCFI1, FLL\_CTL0, and FLL\_CTL1 registers configure the FLL+ clock module
  - FLL+ can be configured or reconfigured by software at any time during program execution.
- Example, MCLK = 64 × ACLK = 2097152

```
BIC #GIE,SR ; Disable interrupts
```

```
MOV.B \#(64-1), &SCFQTL ; MCLK = 64 * ACLK, DCOPLUS=0
```

```
MOV.B #FN_2,&SCFIO ; Select DCO range
```

```
BIS #GIE, SR ; Enable interrupts
```

CPE 323 Intro to Embedded Computer Systems







#### LFXT1

Low-frequency (LF) mode (XTS\_FLL=0) with 32,768 Hz watch crystal connected to XIN and XOUT

Demos

- High-frequency (HF) mode (XTS\_FLL=1) with highfrequency crystals or resonators connected to XIN and XOUT (~450 KHz to 8 MHz)
- XCPxPF bits configure the internally provided load capacitance for the LFXT1 crystal (1, 6, 8, or 10 pF)
- OSCOFF bit can be set to disable LFXT1









XT2

- XT2 sources XT2CLK and its characteristics are identical to LFXT1 in HF mode, except it does not have internal load capacitors (must be provided externally)
- XT2OFF bit disables the XT2 oscillator if XT2CLK is not used for MCLK and SMCLK







DCO

- Integrated ring oscillator with RC-type characteristics
- DCO frequency is stabilized by the FLL to a multiple of ACLK as defined by N (the lowest 7 bits of the SCFQCTL register)
- DCOPLUS bit sets the f<sub>DCOCLK</sub> to f<sub>DCO</sub> or f<sub>DCO/D</sub> (divider)
  - FLLDx bits define the divider D to 1, 2, 4 or 8
  - By default DCOPLUS=0 and D=2 (providing  $f_{DCOCLK} = f_{DCO/2}$ )
- DCOPLUS = 0:  $f_{DCOCLK} = (N + 1) \times f_{ACLK}$
- DCOPLUS = 1:  $f_{DCOCLK} = D \times (N + 1) \times f_{ACLK}$







#### **Frequency Locked Loop**

- FLL continuously counts up or down a 10-bit frequency integrator
- The output of the frequency integrator that drives the DCO can be read in SCFI1 and SCFI0. The count is adjusted +1 or -1 with each ACLK crystal period.
- Five of the integrator bits, SCFI1 bits 7-3, set the DCO frequency tap
  - Twenty-nine taps are implemented for the DCO (28, 29, 30, and 31 are equivalent), and each is approximately 10% higher than the previous
  - The modulator mixes two adjacent DCO frequencies to produce fractional taps
- SCFI1 bits 2-0 and SCFI0 bits 1-0 are used for the modulator
- The DCO starts at the lowest tap after a PUC or when SCFI0 and SCFI1 are cleared
  - Time must be allowed for the DCO to settle on the proper tap for normal operation. 32 ACLK cycles are required between taps requiring a worst case of 28 x 32 ACLK cycles for the DCO to settle



FLL+ Registers







## **DCO Modulator**

Demos

- Mixes two adjacent DCO frequencies to produce an intermediate effective frequency and spread the clock energy, reducing electromagnetic interference (EMI)
- Mixes the two adjacent frequencies across 32 DCOCLK clock cycles
- The error of the effective frequency is zero every 32 DCOCLK cycles and does not accumulate
  - Modulator settings and DCO control are automatically controlled by the FLL hardware





### **Fail Safe Operation**

- ncorporates an oscillator-fault fail-safe feature
  - Detects an oscillator fault for LFXT1, DCO and XT2

Demos

• Available fault conditions are:

MSP430 Clocks FLL+ FLL+ Registers

Clocks

- Low-frequency oscillator fault (LFOF) for LFXT1 in LF mode
- High-frequency oscillator fault (XT1OF) for LFXT1 in HF mode
- High-frequency oscillator fault (XT2OF) for XT2
- DCO fault flag (DCOF) for the DCO







#### **DCO Frequency Range**

Demos

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
f <sub>(DCOCLK)</sub>	N <sub>(DCO)</sub> =01Eh, FN_8=FN_4=FN_3=FN_2=0, D = 2; DCOPLUS= 0	2.2 V/3 V		1		MHz
'ARAMETER         DCOCLK)         DCO=2)         DCO=27)         DCO=27)		2.2 V	0.3	0.65	1.25	
t(DCO=2)	$FN_8=FN_4=FN_3=FN_2=0$ ; DCOPLUS = 1	EST CONDITIONS $V_{CC}$ MIN $4=FN_3=FN_2=0, D=2; DCOPLUS=0$ $2.2 V/3 V$ $=0; DCOPLUS=1$ $3 V$ $0.3$ $=0; DCOPLUS=1$ $3 V$ $0.3$ $=0; DCOPLUS=1$ $3 V$ $0.3$ $=2: V$ $2.2 V$ $2.5$ $=0; DCOPLUS=1$ $3 V$ $0.7$ $_2=1; DCOPLUS=1$ $3 V$ $0.8$ $_2=2: V$ $5.7$ $2.2 V$ $_2=1; DCOPLUS=1$ $3 V$ $6.5$ $FN_2=x; DCOPLUS=1$ $3 V$ $1.3$ $FN_2=x; DCOPLUS=1$ $3 V$ $10.3$ $FN_2=x; DCOPLUS=1$ $3 V$ $10.3$ $FN_2=x; DCOPLUS=1$ $3 V$ $10.3$ $FN_2=x; DCOPLUS=1$ $3 V$ $16$ $_2=x; DCOPLUS=1$ $3 V$ $4.2$ $_2=x; DCOPLUS=1$ $3 V$ $30$ $_2=x; DCOPLUS=1$ $3 V$ <	0.7	1.3	MHZ	
		2.2 V	2.5	5.6	10.5	
t(DCO=27)	$FN_8=FN_4=FN_3=FN_2=0; DCOPLUS = 1$	3 V	2.7	6.1	11.3	MHZ
_		2.2 V	0.7	1.3	2.3	
f(DCO=2)	FN_8=FN_4=FN_3=0, FN_2=1; DCOPLUS = 1	3 V	0.8	1.5	2.5	MHz
		2.2 V	5.7	10.8	18	
t(DCO=27)	$FN_8=FN_4=FN_3=0$ , $FN_2=1$ ; DCOPLUS = 1	3 V	6.5	12.1	20	MHZ
		2.2 V	1.2	2	3	
(DCO=2)	FN_8=FN_4=0, FN_3= 1, FN_2=x; DCOPLUS = 1	3 V	1.3	2.2	3.5	MHZ
DCO=27) FN_8=FN_4=0		2.2 V	9	15.5	25	
t(DCO=27)	CO=27) FN_8=FN_4=0, FN_3= 1, FN_2=x; DCOPLUS = 1	3 V	10.3	17.9	28.5	MHZ
(		2.2 V	1.8	2.8	4.2	
t(DCO=2)	FN_8=0, FN_4= 1, FN_3= FN_2=x; DCOPLUS = 1	3 V	2.1	3.4	5.2	MHZ
		2.2 V	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	21.5	33	
t(DCO=27)	$FN_8=0, FN_4=1, FN_3=FN_2=x; DCOPLOS=1$	3 V	16	26.6	41	MHZ
		2.2 V	2.8	4.2	6.2	
t(DCO=2)	$FN_8=1, FN_4=FN_3=FN_2=x; DCOPLUS = 1$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	9.2	MHZ		
		2.2 V	21	32	46	
t(DCO=27)	$FN_8=1,FN_4=FN_3=FN_2=x; DCOPLUS = 1$	3 V	30	46	70	MHZ
-	Step size between adjacent DCO taps:	$1 < TAP \le 20$	1.06		1.11	
Sn	$S_n = f_{DCO(Tap n+1)} / f_{DCO(Tap n)}$ (see Figure 16 for taps 21 to 27)	TAP = 27	1.07		1.17	
	Temperature drift, N <sub>(DCO)</sub> = 01Eh, FN_8=FN_4=FN_3=FN_2=0	2.2 V	-0.2	-0.3	-0.4	0/ /0.0
Dt	D = 2; DCOPLUS = 0	3 V	-0.2	-0.3	-0.4	%/°C
$D_{V}$	Drift with $V_{CC}$ variation, $N_{(DCO)}$ = 01Eh, FN_8=FN_4=FN_3=FN_2=0 D = 2; DCOPLUS = 0		0	5	15	%/V



CPE 323 Intro to Embedded Computer Systems



**DCO Frequency as f(VCC, TA)** 

Demos





CPE 323 Intro to Embedded Computer Systems

MSP430 Clocks FLL+ FLL+ Registers

Clocks



FLL+ FLL+ Regis

Registers Demos



#### DCO Ranges Controlled by FN bits



CPE 323 Intro to Embedded Computer Systems

20





### **FLL+ Registers**

Register	Short Form	Register Type	Address	Initial State
System clock control	SCFQCTL	Read/write	052h	01Fh with PUC
System clock frequency integrator 0	SCFI0	Read/write	050h	040h with PUC
System clock frequency integrator 1	SCFI1	Read/write	051h	Reset with PUC
FLL+ control register 0	FLL_CTL0	Read/write	053h	003h with PUC
FLL+ control register 1	FLL_CTL1	Read/write	054h	Reset with PUC
FLL+ control register 2 <sup>†</sup>	FLL_CTL2	Read/write	055h	Reset with PUC
SFR interrupt enable register 1	IE1	Read/write	000h	Reset with PUC
SFR interrupt flag register 1	IFG1	Read/write	002h	Reset with PUC

<sup>†</sup> MSP430F41x2, MSP430F47x3/4, and MSP430F471xx devices only.





#### **FLL+: SCFQCTL**

#### SCFQCTL, System Clock Control Register

7	6	5	4	3	2	1	0
SCFQ_M				Ν			
rw–0	rw–0	rw–0	rw–1	rw–1	rw–1	rw–1	rw–1
SCFQ_M	Bit 7	Modulation. Tł 0 Modulati 1 Modulati	nis enables o on enabled on disabled	or disables ı	modulation.		
Ν	Bits 6-0	Multiplier. The unpredictable When DCOPL When DCOPL	se bits set th operation re .US = 0: f <sub>DC</sub> .US = 1: f <sub>DC</sub>	ne multiplier sults. ocLK = (N + <sub>ocLK</sub> = D x (N	r value for the · 1) · f <sub>crystal</sub> I + 1) · f <sub>crystal</sub>	e DCO. N m	ust be > 0 or







23

#### **SCFIO**

#### SCFI0, System Clock Frequency Integrator Register 0

7	6	5	4	3	2	1	0
FI	LLDx		FN	MODx (LSBs)			
rw–0	rw–1	rw–0	rw–0	rw–0	rw–0	rw–0	rw–0
FLLDx	Bits F 7-6 T 0 0 1	EL+ loop divi his results in nultiplier bits. 0 /1 1 /2 0 /4 1 /8	der. These k an additiona	oits divide f <sub>D</sub> al multiplier f	COCLK in the for the multip	FLL+ feedb lier bits. See	oack loop. e also
FN_x	Bits D 5-2 0 0 0 0 1	0CO range co 0000 0.65 to 0 001 1.3 to 12 01x 2 to 17.9 01xx 2.8 to 20 xxx 4.2 to 4	ontrol. These 6.1 MHz 2.1 MHz 9 MHz 6.6 MHz 6 MHz	e bits select	the f <sub>DCO</sub> ope	rating range	÷.
MODx	Bits L 1–0 a tł	east significa. ffect the mod he FLL+.	nt modulato lulator patter	r bits. Bit 0 i m. All MOD>	s the modula c bits are mo	tor LSB. Th dified autom	ese bits natically by







#### SCFI1

Demos

#### SCFI1, System Clock Frequency Integrator Register 1

7	6	5	4	3	2	1	0
		DCOx		MODx (MSBs)			
rw–0	rw–0	rw–0	rw–0	rw–0	rw–0	rw–0	rw–0

- DCOx Bits These bits select the DCO tap and are modified automatically by the FLL+. 7-3
- MODx Bit 2 Most significant modulator bits. Bit 2 is the modulator MSB. These bits affect the modulator pattern. All MODx bits are modified automatically by the FLL+.





#### FLL\_CTL0

#### FLL\_CTL0, FLL+ Control Register 0

	7	6	5	4	3	2	1	0	
	DCOPLUS	XTS_FLL	XCAPxPF		XT2OF <sup>†</sup>	XT1OF	LFOF	DCOF	
rw-0 rw-0 rw-0 rw-0 r-0 r-0 r-(1) r- † Not present in MSP430x41x, MSP430x42x devices									
DCOPLUS         Bit 7         DCO output pre-divider. This bit selects if the DCO output is pre-divided before sourcing MCLK or SMCLK. The division rate is selected with the FLL_D bits           0         DCO output is divided           1         DCO output is not divided									
3	KTS_FLL	Bit 6 L (	6 LFTX1 mode select 0 Low frequency mode 1 High frequency mode						
3	XCAPxPF       Bits       Oscillator capacitor selection. These bits select the effective capacitance seen by the LFXT1 crystal or resonator. Should be set to 00 if the high-frequency mode is selected for LFXT1 with XTS_FLL = 1.         00       ~1 pF         01       ~6 pF         10       ~8 pF         11       ~10 pE								
3	XT2OF       Bit 3       XT2 oscillator fault. Not present in MSP430x41x, and MSP430x42x devices.         0       No fault condition present         1       Fault condition present							x42x	
3	KT1OF	Bit 2 L	LFXT1 high-frequency oscillator fault 0 No fault condition present 1 Fault condition present						
1	FOF	Bit 1 L	_FXT1 low-fr ) No fault I Fault co	equency osci condition pro ondition prese	illator fault esent ent				
1	DCOF	Bit 0 E	DCO oscillato D No fault Fault co	or fault condition pr	esent ent				



CPE 323 Intro to Embedded Computer Systems





#### FLL\_CTL1

#### FLL\_CTL1, FLL+ Control Register 1

7	6	5	4	3	2	1	0
LFXT1DIG <sup>‡</sup>	SMCLK OFF <sup>†</sup>	XT2OFF <sup>†</sup>	SEL	_Mx†	SELS†	FLL	_DIVx
rw–0 † Not present in ‡ Only supported unused.	rw–0 MSP430x41x, I by MSP430x6	rw–(1) MSP430x42x dev G46x, MSP430F0	rw–(0) vices except M 347x, MSP430	rw–(0) SP430F41x2. F47x, MSP430x	rw–(0) 47x3/4, and MS	rw–(0) P430F471xx d	rw–(0) evices. Otherwis
LFXT1DIG	Bit 7	Select digital e external digita Only supporte MSP430x47x3 O Crystal i D Digital cl	external cloc I clock signa d in MSP43 3/4, and MS nput selecte ock input se	ck source. Th al on XIN in H 0xG46x, MS P430F471xx ed elected	iis bit enable ow-frequenc P430FG47x devices.	s the input ( y mode (XT , MSP430F	of an S_FLL = 0). 47x,
SMCLKOFF	Bit 6	SMCLK off. TI MSPx42x dev ) SMCLK I SMCLK	nis bit turns ices. is on is off	off SMCLK.	Not present	in MSP430>	41x and
XT2OFF	Bit 5 2	KT2 off. This H and MSPx42x ) XT2 is o I XT2 is o	bit turns off t devices. n ff if it is not t	the XT2 osci used for MC	llator. Not pr	esent in MS K	P430x41x
SELMx	Bits 5 4–3 1 ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( (	Select MCLK.           MSP430x41x           00         DCOCLI           01         DCOCLI           01         DCOCLI           10         XT2CLK           11         LFXT1C           00         DCOCLI           01         DCOCLI           01         DCOCLI           01         DCOCLI           02         DCOCLI           03         DCOCLI           04         LFXT1C           15         LFXT1C	These bits : and MSP43	select the Mi 0x42x device ices:	CLK source. es except M	Not presen SP430F41x	t in 2.
SELS	Bit 2	Select SMCLH MSP430x41x ) DCOCLH I XT2CLK	ζ. This bit se and MSP43 ζ	elects the SM 0x42x device	ICLK source es.	e. Not prese	nt in
FLL_DIVx	Bits / 1–0 (	ACLK divider 00 /1 01 /2 10 /4 11 /8					

26

CPE 323 Intro to Embedded Computer Systems



#### IFG1, IE1

#### IE1, Interrupt Enable Register 1

7	6	5	4	3	2	1	0
						OFIE	
						rw–0	

- Bits These bits may be used by other modules. See device-specific data sheet. 7-2
- OFIE Bit 1 Oscillator fault interrupt enable. This bit enables the OFIFG interrupt. Because other bits in IE1 may be used for other modules, it is recommended to set or clear this bit using BIS.B or BIC.B instructions, rather than MOV.B or CLR.B instructions.
  - 0 Interrupt not enabled
  - 1 Interrupt enabled

CPE 323 Intro to Embedded Computer Systems

Bits 0 This bit may be used by other modules. See device-specific data sheet.

#### IFG1, Interrupt Flag Register 1 6 5 3 2 0 7 4 1 OFIFG rw-0 These bits may be used by other modules. See device-specific data sheet. Bits 7-2 OFIFG Bit 1 Oscillator fault interrupt flag. Because other bits in IFG1 may be used for other modules, it is recommended to set or clear this bit using BIS.B or BIC.B instructions, rather than MOV.B or CLR.B instructions. No interrupt pending 0 1 Interrupt pending This bit may be used by other modules. See device-specific data sheet. Bits 0

27 LaCASA



LAV

Demo #1 (DCO @ 2.45 MHz)

```
MSP430xG46x Demo - FLL+, Runs Internal DCO at 2.45MHz
11
// Description: This program demonstrates setting the internal DCO to run at
// 2.45MHz with auto-calibration by the FLL+ circuitry.
   ACLK = LFXT1 = 32768Hz, MCLK = SMCLK = DCO = (74+1) x ACLK = 2457600Hz
11
11
                MSP430xG461x
11
         71\1
11
                        XIN |-
11
          1 1
                           | 32kHz
11
          --|RST
                        XOUT | -
11
11
                        P1.1|--> MCLK = 2.45MHz
11
11
                        P1.5|--> ACLK = 32kHz
11
#include <msp430xG46x.h>
void main(void)
{
                                     // Stop watchdog timer
 WDTCTL = WDTPW + WDTHOLD;
                                     // Set load capacitance for xtal
 FLL CTLO |= XCAP18PF;
 SCFI0 |= FN 2;
                                     // x2 DCO, 4MHz nominal DCO
                                      // (74+1) x 32768 = 2.45Mhz
 SCFQCTL = 74;
 P1DIR = 0x22;
                                     // P1.1 & P1.5 to output direction
 P1SEL = 0x22;
                                     // P1.1 & P1.5 to output MCLK & ACLK
 while(1);
                                      // Loop in place
}
```

Clocks MSP430 Clocks FLL+ FLL+ Registers Demos



LAV

Demo #2 (DCO @ 8 MHz)

Demos

```
MSP430xG46x Demo - FLL+, Runs Internal DCO at 8MHz
11
// Description: This program demonstrates setting the internal DCO to run at
// 8MHz with auto-calibration by the FLL+.
   ACLK = LFXT1 = 32768Hz, MCLK = SMCLK = DCO = (121+1) \times 2 \times ACLK = 7995392Hz
11
11
                MSP430xG461x
11
        71/1
11
                        XIN |-
11
          1 1
                           | 32kHz
11
          --|RST
                       XOUT | -
11
11
                       P1.1|--> MCLK = 8MHz
11
11
                       P1.5|--> ACLK = 32kHz
11
#include <msp430xG46x.h>
void main(void)
{
                                     // Stop watchdog timer
 WDTCTL = WDTPW + WDTHOLD;
                                     // DCO+ set, freq = xtal x D x N+1
 FLL CTL0 |= DCOPLUS + XCAP18PF;
 SCFI0 |= FN 4;
                                     // x2 DCO freq, 8MHz nominal DCO
                                     // (121+1) x 32768 x 2 = 7.99 MHz
 SCFQCTL = 121;
                                     // P1.1 & P1.5 to output direction
 P1DIR = 0x22;
                                     // P1.1 & P1.5 to output MCLK & ACLK
 P1SEL = 0x22;
 while(1);
                                     // Loop in place
```

Clocks MSP430 Clocks FLL+ FLL+ Registers

}





CPE 323 Intro to Embedded Computer Systems





#### Demo #3 (XT2) cont'd

```
#include <msp430xG46x.h>
```

```
void main(void) {
 volatile unsigned int i;
                            // Stop WDT
  WDTCTL = WDTPW+WDTHOLD;
 // Disable LFXT1 xtal osc & FLL loop
  BIS SR(OSCOFF + SCG0 + GIE);
 // Activate XT2 high freq xtal
 FLL CTL1 &= ~XT2OFF;
 // Wait for xtal to stabilize
  do
  {
   IFG1 &= ~OFIFG; // Clear OSCFault flag
   for (i = 5; i > 0; i--); // Time to set flag
   }
 // OSCFault flag still set?
 while ((IFG1 & OFIFG));
 FLL CTL1 |= SELM1; // MCLK = XT2
 P1DIR |= 0x002; // P1.1 output direction
 P1SEL |= 0 \times 002;
                    // P1.1 option select
```

```
while(1);
```

