

CPE 323: MSP430 Timers

Aleksandar Milenkovic

Electrical and Computer Engineering
The University of Alabama in Huntsville


milenka@ece.uah.edu

<http://www.ece.uah.edu/~milenka>

Outline

- Watchdog Timer
- TimerA

MSP430xG461x Microcontroller




Watchdog Timer

- Primary function: WDT operation
 - Performs a controlled-system restart after a software problem occurs
 - If the selected time interval expires, a system reset is generated
- Secondary function
(if WDT functionality is not needed)
 - Can work as an interval timer, to generate an interrupt after the selected time interval

WTD Block Diagram

WDTCNT – 16-bit counter
(not visible from SW)

Clock source:
ACLK, SMCLK



WDT StartUp Conditions

- Important: It Powers Up Active
- After a PUC, WDT is automatically configured in the watchdog mode with an initial 32768 clock cycle reset interval using the DCOCLK
- => User must setup or halt the WDT prior to the expiration of the initial reset interval

Watchdog Mode

- Expiration of the selected time interval, sets WDTIFG and triggers a PUC
=> reset vector interrupt is sourced, and WDT goes to its default configuration
- Security key violation does the same
- WDTIFG can be used by the reset ISR to determine source of reset
 - If the flag is set, then WDT initiated the reset condition either by timing out or by a security key violation
 - If WDTIFG is cleared, the reset was caused by a different source

Interval Mode

- Interval mode: WDTTMSEL is set to 1
- In this mode, the WDT provides periodic interrupts
- WDTIFG is set at the expiration of the selected time interval (no PUC is generated this time)
- If the WDTIE bit and the GIE bit are set, the WDTIFG flag requests an interrupt
 - The interrupt vector address in interval timer mode is different from that in watchdog mode
 - The WDTIFG interrupt flag is automatically reset when its interrupt request is serviced, or may be reset by software

WDT Registers



Register	Short Form	Register Type	Address	Initial State
Watchdog timer control register	WDTCTL	Read/write	0120h	06900h with PUC
SFR interrupt enable register 1	IE1	Read/write	0000h	Reset with PUC
SFR interrupt flag register 1	IFG1	Read/write	0002h	Reset with PUC [†]

[†] WDTIFG is reset with POR

WDT Control Register

- Contains control bits to configure WDT plus the RST/NMI pin
- It is a 16-bit password-protected read/write register (WORD PERIPHERAL)
 - Writes must include the write password 05Ah in the upper byte
 - Otherwise it is a security key violation and triggers a PUC system reset regardless of timer mode
 - Reads of WDTCTL reads 069h in the upper byte


WDTCTL, Watchdog Timer Control Register



WDT Control

WDTPW	Bits 15-8	Watchdog timer password. Always read as 069h. Must be written as 05Ah, or a PUC is generated.
WDTHOLD	Bit 7	Watchdog timer hold. This bit stops the watchdog timer. Setting WDTHOLD = 1 when the WDT is not in use conserves power. 0 Watchdog timer is not stopped 1 Watchdog timer is stopped
WDTNMIES	Bit 6	Watchdog timer NMI edge select. This bit selects the interrupt edge for the NMI interrupt when WDTNMI = 1. Modifying this bit can trigger an NMI. Modify this bit when WDTNMI = 0 to avoid triggering an accidental NMI. 0 NMI on rising edge 1 NMI on falling edge
WDTNMI	Bit 5	Watchdog timer NMI select. This bit selects the function for the RST/NMI pin. 0 Reset function 1 NMI function
WDTTMSEL	Bit 4	Watchdog timer mode select 0 Watchdog mode 1 Interval timer mode
WDTCNTCL	Bit 3	Watchdog timer counter clear. Setting WDTCNTCL = 1 clears the count value to 0000h. WDTCNTCL is automatically reset. 0 No action 1 WDTCNT = 0000h
WDTSSel	Bit 2	Watchdog timer clock source select 0 SMCLK 1 ACLK
WDTISx	Bits 1-0	Watchdog timer interval select. These bits select the watchdog timer interval to set the WDTIFG flag and/or generate a PUC. 00 Watchdog clock source / 32768 01 Watchdog clock source / 8192 10 Watchdog clock source / 512 11 Watchdog clock source / 64

WDTCTL, Watchdog Timer Control Register



IE1, IFG1

IE1, Interrupt Enable Register 1

7	6	5	4	3	2	1	0
			NMIIE				WDTIE

rw-0 rw-0

	Bits 7-5	These bits may be used by other modules. See device-specific data sheet.
NMIIE	Bit 4	NMI interrupt enable. This bit enables the NMI interrupt. Because other bits in IE1 may be used for other modules, it is recommended to set or clear this bit using BIS.B or BIC.B instructions, rather than MOV.B or CLR.B instructions. 0 Interrupt not enabled 1 Interrupt enabled
	Bits 3-1	These bits may be used by other modules. See device-specific data sheet.
WDTIE	Bit 0	Watchdog timer interrupt enable. This bit enables the WDTIFG interrupt for interval timer mode. It is not necessary to set this bit for watchdog mode. Because other bits in IE1 may be used for other modules, it is recommended to set or clear this bit using BIS.B or BIC.B instructions, rather than MOV.B or CLR.B instructions. 0 Interrupt not enabled 1 Interrupt enabled

IFG1, Interrupt Flag Register 1

7	6	5	4	3	2	1	0
			NMIIFG				WDTIFG

rw-(0) rw-(0)

	Bits 7-5	These bits may be used by other modules. See device-specific data sheet.
NMIIFG	Bit 4	NMI interrupt flag. NMIIFG must be reset by software. Because other bits in IFG1 may be used for other modules, it is recommended to clear NMIIFG by using BIS.B or BIC.B instructions, rather than MOV.B or CLR.B instructions. 0 No interrupt pending 1 Interrupt pending
	Bits 3-1	These bits may be used by other modules. See device-specific data sheet.
WDTIFG	Bit 0	Watchdog timer interrupt flag. In watchdog mode, WDTIFG remains set until reset by software. In interval mode, WDTIFG is reset automatically by servicing the interrupt, or it can be reset by software. Because other bits in IFG1 may be used for other modules, it is recommended to clear WDTIFG by using BIS.B or BIC.B instructions, rather than MOV.B or CLR.B instructions. 0 No interrupt pending 1 Interrupt pending

WDT Demo: Blink LED (WDT Interval)

```
*****  
; MSP430FG461x/F20xx Experimenter Board  
;  
; Description: Toggle LED1 (green LED) using WDT ISR (interval mode).  
; LED1 should be ON for 1 second and off for 2 seconds;  
; ACLK = 32.768kHz, MCLK = SMCLK = default DCO  
;  
;          MSP430FG461x  
;  
;-----  
; | \ |  
; | | |  
; --| RST |  
; | | |  
; | | |  
; | P2.2 |--> LED1 (1 - on, 0 - off)  
;  
; Alex Milenkovich, milenkovic@computer.org  
;  
******/
```

WDT Demo: Blink LED (WDT Interval)

```
#include <msp430xG46x.h>


void main(void)
{
    P2DIR |= BIT2;           // LED 1 is output
    /* configure WDT in interval mode, src clock of ACLK, 2^15 clock ticks */
    WDTCTL=WDT_ADLY_1000;   // WDT, ACLK, ~1000 ms ~ 1 s
    IE1 |= WDTIE;           // Enable watchdog interrupt
    _EINT();                // Enable interrupts
    for(;;);                // do nothing
    /* _BIS_SR(LPM0_bits+GIE); */
}

#pragma vector=WDT_VECTOR
_interrupt void watchdog_timer(void){
    static unsigned int i = 0;           // Count the number of ISR visits
    if (i%3 == 1) // turn off the led
        P2OUT &= ~BIT2; // clear the led
    else if (i%3 == 0) // turn on the led
        P2OUT |= BIT2; // set the led
    i++;
}
```

Timer_A

- General-purpose timer in MSP430
- Features
 - 16-bit counter with 4 operating modes
 - Selectable and configurable clock source
 - Three (five, seven) independently configurable *capture/compare registers with configurable inputs*
 - Three (five, seven) individually configurable *output modules with 8 output modes*
- Multiple, simultaneous, timings; multiple capture/compares; multiple output waveforms such as PWM signals; and any combination of these
- Interrupt capabilities
 - Each capture/compare block individually configurable

Timer_A Block Diagram



Timer Block
(TAR)

Capture &
compare
channels
(TACCRx)

Timer_A Organization

- Timer block (TAR)
 - up/down counter with a choice of clock sources that can be prescaled (divided)
 - TAIFG is raised when the counter returns to 0
- Capture & compare channel
 - Capture: we capture an input, which means record the “time” (value in TAR) at which the input changes in TACCRn; the input can be internal (from another peripheral or SW) or external
 - Compare: the current value of TAR is compared to the value stored in TACCRn and the output is updated when they match; the output can be either internal or external
 - Request an interrupt on either capture or compare or by setting its CCIFG flag (e.g., from SW)
 - Sample an input at a compare event; useful if TimerA is used for serial communication

Timer_A Organization (cont'd)

- Single Timer block, multiple Capture&Compare channels
 - We may have multiple Timer_A modules that can operate on independent time bases
- Use HW (TimerA) for more precise timing and reserve software for the less critical tasks
- TACCR0 is special
 - Used for UP and UP/DOWN mode and cannot be used for usual functions
 - Has its own interrupt vector with a higher priority than the other interrupts from TimerA, which all share a common vector

Timer_A Modes


MCx	Mode	Description
00	Stop	The timer is halted.
01	Up	The timer repeatedly counts from zero to the value of TACCR0.
10	Continuous	The timer repeatedly counts from zero to 0xFFFFh.
11	Up/down	The timer repeatedly counts from zero up to the value of TACCR0 and back down to zero.

Stop/Halt Mode

Timer is halted with the next +CLK

UP/DOWN Mode

Timer counts between 0 and CCR0 and 0





UP Mode

Timer counts between 0 and CCR0


Continuous Mode

Timer continuously counts up




UP Mode

Counts up: 0, 1, ...TACCR0, 0, 1 ... (period is (TACCR0+1)Tclk)




Continuous Mode

Counts up: 0, 1, ...`xFFFF`, 0, 1 ... (period is $(2^{16})T_{clk}$)




Use of CM




Up/Down Mode

Counts up: 0, 1, ...TACCR0, TACCR0-1, ... 2, 1, 0, 1, ...
(period is $(2 \times \text{TACCR0}) \text{Tclk}$)



Counter




TACTL						Input Select				Input Divider		Mode Control		un-used	CLR	TAIE	TAIFG
15	unused						rw- (0)		rw- (0)		rw- (0)		rw- (0)		rw- (0)		
160h																	

Below the table, detailed descriptions of TACLR and TAIFG are provided:


TACLR – clears TAR and resets the direction of counting (it clears automatically itself)

TAIFG – set when the timer counts to 0; a maskable interrupt is requested if TAIE bit is set


Capture and Compare Block



CCR_x
0172h
to
017Eh



CCTL_x
162h
to
16Eh



TACCTLn: Capture Control

- **CMx** (Capture Mode)
 - 00 – disabled
 - 01 – positive edge
 - 10 – negative edge
 - 11 – both edges
- **CCISx** (Capture Input Select)
 - 00 – CCInA (outside timer)
 - 01 – CCInB (outside timer)
 - 10 – Gnd (pointless, but allows captures from SW)
 - 11 – Vdd (pointless, but allows captures from SW)
 - (for SW-triggered captures: use CMx=11, set CCIS1=1, and toggle CCISO)
- **SCS** – synchronizer bit ensures synchronization with the timer clock (SHOULD always be set)
 - Race conditions: the selected input changes at the same time as the timer clock
- **CCI** –the state of the selected input can be read at any time from SW
- **OUT**- For output mode 0, this bit directly controls the state of the output

15	14	13	12	11	10	9	8
CMx		CCISx		SCS	SCCI	Unused	CAP
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	r0	rw-(0)

7	6	5	4	3	2	1	0
OUTMODx			CCIE	CCI	OUT	cov	CCIFG
rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	rw-(0)	rw-(0)	rw-(0)

TACCTLn: Capture Control


- CAP: Capture mode
 - 0 - Compare mode
 - 1 - Capture mode

15	14	13	12	11	10	9	8
CMx	CCISx		SCS	SCCI	Unused	CAP	rw-(0)
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	r0	rw-(0)
7	6	5	4	3	2	1	0
OUTMODx	CCIE	CCI	OUT	COV	CCIFG		
rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	rw-(0)	rw-(0)	rw-(0)

- Capture: TAR is copied into TACCRn, the channel flag CCIFGn is set, and a maskable interrupt is requested if bit CCIE in TACCTLx is set
- COV: Capture Overflow (next capture occurs before the TACCRn has been read following the previous event)

Capture Signal Synchronization

- The capture signal can be asynchronous to the timer clock and cause a race condition
- => Setting the SCS bit synchronizes the capture with the next timer clock



TACCTL_n: Compare Mode


15	14	13	12		11	10	9	8
CM _x		CCIS _x		SCS	SCCI	Unused	CAP	
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	r0	rw-(0)	
7	6	5	4		3	2	1	0
OUTMOD _x		CCIE		CCI	OUT	COV	CCIFG	
rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	rw-(0)	rw-(0)	rw-(0)	

- Compare mode: produces an output and an interrupt at the time stored in TACCR_n
- Actions when TAR reaches value in TACCR_n
 - Internal EQU is set
 - CCIFG_n flag is set and an interrupt is requested if enabled
 - Output OUT_n is changed according to the mode set in OUTMOD_x bits in TACCTL_n
 - Input signal to the capture HW, CCI, is latched into the SCCI bit
- Use compare mode to trigger periodic events on other peripherals (e.g., DAC, ADC)


Output Mode

- OUTMOD_x: Output mode
 - 000 OUT bit value
 - 001 Set
 - 010 Toggle/reset
 - 011 Set/reset
 - 100 Toggle
 - 101 Reset
 - 110 Toggle/set
 - 111 Reset/set


Output Modes (UP Counter Mode)




Output Modes (CONT Counter Mode)



Output Modes (UP/DOWN Counter Mode)




Capture Example (CONT Mode)




Example shows three independent HW event captures.
CCR_x “stamps” time of event - Continuous-Mode is ideal.

PWM (UP Mode)



Output Mode 4: PWM Toggle
Example shows three different asymmetric PWM-Timings generated with the Up-Mode

PWD (UP/DOWN Mode)



Example shows Symmetric PWM Generation - Digital Motor Control

Interrupts

- Sources: when TAIFG and CCIFG bit in each TACCTL n is set (CCIFG n for short)
- TACCR0 interrupt is privileged (has higher priority than others) and has its own vector TIMERA0 VECTOR (single source)
- TIMERA1 VECTOR is shared by the others (TAIFG + CCIFG x , $x=1,2, \dots$) (multi source)
- Inspecting individual flags can take a lot of time in the ISR => Timer_A uses TAIV – interrupt vector register to identify the source of the interrupt rapidly
- When one or more of the shared and enabled interrupts is set, TAIV is loaded with the value that corresponds to the highest priority

ISRs

```
; Interrupt handler for TACCR0 CCIFG.          Cycles
CCIFG_0_HND
;           ...      ; Start of handler Interrupt latency 6
    RETI                           5

; Interrupt handler for TAIFG, TACCR1 and TACCR2 CCIFG.

TA_HND   ...                  ; Interrupt latency       6
        ADD    &TAIV, PC      ; Add offset to Jump table 3
        RETI                   ; Vector 0: No interrupt 5
        JMP    CCIFG_1_HND  ; Vector 2: TACCR1           2
        JMP    CCIFG_2_HND  ; Vector 4: TACCR2           2
        RETI                   ; Vector 6: Reserved        5
        RETI                   ; Vector 8: Reserved        5

TAIFG_HND          ; Vector 10: TAIFG Flag
;           ...
    RETI                           5

CCIFG_2_HND          ; Vector 4: TACCR2
;           ...
    RETI                   ; Task starts here        5
                    ; Back to main program 5

CCIFG_1_HND          ; Vector 2: TACCR1
;           ...
    RETI                   ; Task starts here        5
                    ; Back to main program 5
```

TAIV

15	14	13	12		11	10	9	8
0	0	0	0		0	0	0	0
r0	r0	r0	r0		r0	r0	r0	r0
7	6	5	4		3	2	1	0
0	0	0	0		TAIVx			0
r0	r0	r0	r0		r-(0)	r-(0)	r-(0)	r0

TAIVx Bits 15-0 Timer_A interrupt vector value

TAIV Contents	Interrupt Source	Interrupt Flag	Interrupt Priority
00h	No interrupt pending	–	
02h	Capture/compare 1	TACCR1 CCIFG	Highest
04h	Capture/compare 2	TACCR2 CCIFG	
06h	Capture/compare 3†	TACCR3 CCIFG	
08h	Capture/compare 4†	TACCR4 CCIFG	
0Ah	Timer overflow	TAIFG	
0Ch	Reserved	–	
0Eh	Reserved	–	Lowest

† Timer1_A5 only



Timer_A Registers

Register	Short Form	Register Type	Address	Initial State
Timer_A control Timer0_A3 Control	TACTL/ TA0CTL	Read/write	0160h	Reset with POR
Timer_A counter Timer0_A3 counter	TAR/ TA0R	Read/write	0170h	Reset with POR
Timer_A capture/compare control 0 Timer0_A3 capture/compare control 0	TACCTL0/ TA0CCTL	Read/write	0162h	Reset with POR
Timer_A capture/compare 0 Timer0_A3 capture/compare 0	TACCR0/ TA0CCR0	Read/write	0172h	Reset with POR
Timer_A capture/compare control 1 Timer0_A3 capture/compare control 1	TACCTL1/ TA0CCTL1	Read/write	0164h	Reset with POR
Timer_A capture/compare 1 Timer0_A3 capture/compare 1	TACCR1/ TA0CCR1	Read/write	0174h	Reset with POR
Timer_A capture/compare control 2 Timer0_A3 capture/compare control 2	TACCTL2/ TA0CCTL2	Read/write	0166h	Reset with POR
Timer_A capture/compare 2 Timer0_A3 capture/compare 2	TACCR2/ TA0CCR2	Read/write	0176h	Reset with POR
Timer_A interrupt vector Timer0_A3 interrupt vector	TAIV/ TA0IV	Read only	012Eh	Reset with POR

Demo #1 (CCR0, CONT, TIMERAO)

```
//*****
// MSP430xG46x Demo - Timer_A, Toggle P5.1, TACCR0 Cont. Mode ISR, DCO SMCLK
//
// Description: Toggle P5.1 using software and TA_0 ISR. Toggles every
// 50000 SMCLK cycles. SMCLK provides clock source for TACLK. During the
// TA_0 ISR, P5.1 is toggled and 50000 clock cycles are added to TACCR0.
// TA_0 ISR is triggered every 50000 cycles. CPU is normally off and
// used only during TA_ISR.
// ACLK = 32.768kHz, MCLK = SMCLK = TACLK = Default DCO
//
//          MSP430xG461x
// -----
// /|\|      XIN|-|
// | |       |   32kHz
// --|RST     XOUT|-|
// |           |
// |           P5.1|-->LED
//
// K. Quiring/ M. Mitchell
// Texas Instruments Inc.
// October 2006
// Built with CCE Version: 3.2.0 and IAR Embedded Workbench Version: 3.41A
//*****
```

Demo #1 (CCR0, CONT, TIMERAO)

```
#include <msp430xG46x.h>

void main(void)
{
    volatile unsigned int i;

    WDTCTL = WDTPW +WDTHOLD;                      // Stop WDT
    FLL_CTL0 |= XCAP14PF;                           // Configure load caps

    // Wait for xtal to stabilize
    do
    {
        IFG1 &= ~OFIFG;                            // Clear OSCFault flag
        for (i = 0x47FF; i > 0; i--);             // Time for flag to set
    }
    while ((IFG1 & OFIFG));                      // OSCFault flag still set?

    P5DIR |= 0x02;                                // P5.1 output
    TACCTL0 = CCIE;                               // TACCR0 interrupt enabled
    TACCR0 = 50000;                               // SMCLK, continuous mode
    _BIS_SR(LPM0_bits + GIE);                     // Enter LPM0 w/ interrupt
}

// Timer A0 interrupt service routine
#pragma vector=TIMERAO_VECTOR
_interrupt void Timer_A (void)
{
    P5OUT ^= 0x02;                                // Toggle P5.1
    TACCR0 += 50000;                             // Add Offset to TACCR0
}
```

Demo #2 (CCR0, UP)

```
//*****
// MSP430xG46x Demo - Timer_A, Toggle P5.1, TACCR0 Up Mode ISR, DCO SMCLK
//
// Description: Toggle P5.1 using software and TA_0 ISR. Timer_A is
// configured for up mode, thus the timer overflows when TAR counts
// to TACCR0. In this example, TACCR0 is loaded with 20000.
// ACLK = 32.768kHz, MCLK = SMCLK = TACLK = Default DCO
//
//          MSP430xG461x
// -----
//    /|\|           XIN|-|
//    | |           |   32kHz
//  --|RST       XOUT|-|
//    |           |
//    |           P5.1|-->LED
//
// K. Quiring/ M. Mitchell
// Texas Instruments Inc.
// October 2006
// Built with CCE Version: 3.2.0 and IAR Embedded Workbench Version: 3.41A
//*****
```

Demo #2 (CCR0, UP)

```
#include <msp430xG46x.h>
void main(void) {
    volatile unsigned int i;
    WDTCTL = WDTPW +WDTHOLD;                                // Stop WDT
    FLL_CTL0 |= XCAP14PF;                                     // Configure load caps
    // Wait for xtal to stabilize
    do {
        IFG1 &= ~OFIFG;                                       // Clear OSCFault flag
        for (i = 0x47FF; i > 0; i--);                         // Time for flag to set
    }
    while ((IFG1 & OFIFG));                                  // OSCFault flag still set?
    P5DIR |= 0x02;                                           // P5.1 output
    TACCTL0 = CCIE;                                         // TACCR0 interrupt enabled
    TACCR0 = 20000;                                         // SMCLK, up mode
    _BIS_SR(LPM0_bits + GIE);                               // Enter LPM0 w/ interrupt
}
// Timer A0 interrupt service routine
#pragma vector=TIMERA0_VECTOR
_interrupt void Timer_A (void) {
    P5OUT ^= 0x02;                                         // Toggle P5.1 using exclusive-OR
}
```

Demo #3 (Overflow ISR)

```
//*****
// MSP430xG46x Demo - Timer_A, Toggle P5.1, Overflow ISR, DCO SMCLK
//
// Description: This program toggles P5.1 using software and the Timer_A
// overflow ISR. In this example an ISR triggers when TA overflows.
// Inside the ISR P5.1 is toggled. Toggle rate is 16Hz when using default
// FLL+ register settings and an external 32kHz watch crystal.
// ACLK = LFXT1 = 32768Hz, MCLK = SMCLK = default DCO = 32 x ACLK = 1048576Hz
// /* An external watch crystal between XIN & XOUT is required for ACLK */
//
//          MSP430xG461x
// -----
//    /|\|           XIN|-|
//    | |           | 32kHz
//   --|RST         XOUT|-|
//    |             |
//    |             P5.1|-->LED
//
// K. Quiring/ M. Mitchell
// Texas Instruments Inc.
// October 2006
// Built with CCE Version: 3.2.0 and IAR Embedded Workbench Version: 3.41A
//*****
```

Demo #3 (Overflow ISR)

```
#include <msp430xG46x.h>

void main(void)
{
    volatile unsigned int i;

    WDTCTL = WDTPW + WDTHOLD;                      // Stop WDT
    FLL_CTL0 |= XCAP14PF;                            // Configure load caps

    // Wait for xtal to stabilize
    do
    {
        IFG1 &= ~OFIFG;                            // Clear OSCFault flag
        for (i = 0x47FF; i > 0; i--);            // Time for flag to set
    }
    while ((IFG1 & OFIFG));                        // OSCFault flag still set?

    FLL_CTL0 |= XCAP14PF;                          // Configure load caps
    P5DIR |= 0x02;                                // Set P5.1 to output direction
    TACTL = TASSEL_2 + MC_2 + TAIE;                // SMCLK, cont. mode, interrupt

    _BIS_SR(LPM0_bits + GIE);                     // Enter LPM0 w/ interrupt
}

// Timer_A3 Interrupt Vector (TAIV) handler
#pragma vector=TIMER1_VECTOR
__interrupt void Timer_A (void)
{
    switch( TAIV )
    {
        case 2: break;                         // TACCR1 not used
        case 4: break;                         // TACCR2 not used
        case 10: P5OUT ^= 0x02;                  // overflow
            break;
    }
}
```